--- a
+++ b/ szl4p3-prj,szl4p3,CDS/ABB_AC800_PEC/Plc Logic/APP/00 System/01 Global Variables/Interface/TS_RxBSW_Rx_FPGA/svnobj
@@ -0,0 +1,14 @@
+Gx_l£!0…jüosÃ,vÄÆ€System.StringL{2db5746d-d284-4425-9f7f-2663a34b0ebc}InterfaceL{a9ed5b7e-75c5-4651-af16-d2c27e98cb94}TextDocumentL{f3878285-8e4f-490b-bb1b-9acbb7eb04db}TextLinesL{a5de0b0b-1cb5-4913-ac21-9d70293ec00d}	Id
+longTagText
(*‚This file is auto-generated by the CODESYS IDE extension package.*Do not edit manually.*),TYPE TS_RxBSW_Rx_FPGA:STRUCTl    Signals               :  TS_RxBSW_Rx_FPGA_Signals;END_STRUCTEND_TYPE"UniqueIdGenerator14ÐÐÐE
+ÐÐ	
+­ÚÐ-
ÐÐ	
+­ÚÐ-ÐÐ	
+­ÚÐ-ÐÐ	
+­	ÚÐ-ÐÐ	
+­
+ÚÐ-ÐÐ	
+­ÚÐ-ÐÐ	
+­ÚÐ-ÐÐ	
+­
ÚÐ-ÐÐ	
+­ÚÐ-ÐÐ	
+­ÚÐ-Ð-
\ No newline at end of file