a b/ szl4p3-prj,szl4p3,CDS/ABB_AC800_PEC/Plc Logic/APP/00 System/01 Global Variables/Interface/TS_TxBSW_HW_Out_OpToBSW/svnobj
1
Gx_le
2
!0…jüoý Ú-@,"ËSystem.StringL{2db5746d-d284-4425-9f7f-2663a34b0ebc}InterfaceL{a9ed5b7e-75c5-4651-af16-d2c27e98cb94}TextDocumentL{f3878285-8e4f-490b-bb1b-9acbb7eb04db}TextLinesL{a5de0b0b-1cb5-4913-ac21-9d70293ec00d}    Id
3
longTagText
(*‚This file is auto-generated by the CODESYS IDE extension package.*Do not edit manually.*):TYPE TS_TxBSW_HW_Out_OpToBSW:STRUCTD    FPGA_bDO_01           :  BOOL;D    FPGA_bDO_02           :  BOOL;D    FPGA_bDO_03           :  BOOL;D    FPGA_bDO_04           :  BOOL;D    FPGA_bDO_05           :  BOOL;D    FPGA_bDO_06           :  BOOL;D    FPGA_bDO_07           :  BOOL;D    FPGA_bDO_08           :  BOOL;D    FPGA_bDO_09           :  BOOL;D    FPGA_bDO_10           :  BOOL;|    FPGA_bEna_PWM1        :  BOOL;      // Enable PWM output 1|    FPGA_bEna_PWM2        :  BOOL;      // Enable PWM output 2–    FPGA_mPWM1            :  LREAL;     // Modulation index of PWM output 1 –    FPGA_mPWM2            :  LREAL;     // Modulation index of PWM output 2!END_STRUCT"END_TYPE#$"UniqueIdGenerator%27ÐÐÐEÐÐ   
4
­ÚÐ-
ÐÐ  
5
­ÚÐ-ÐÐ  
6
­ÚÐ-ÐÐ  
7
­   ÚÐ-ÐÐ    
8
­
9
ÚÐ-ÐÐ    
10
­ÚÐ-ÐÐ  
11
­ÚÐ-ÐÐ  
12
­
ÚÐ-ÐÐ    
13
­ÚÐ-ÐÐ  
14
­ÚÐ-ÐÐ  
15
­ÚÐ-ÐÐ  
16
­ÚÐ-ÐÐ  
17
­ÚÐ-ÐÐ  
18
­ÚÐ-ÐÐ  
19
­ÚÐ-ÐÐ  
20
­ÚÐ-ÐÐ  
21
­ÚÐ-ÐÐ  
22
­ÚÐ-ÐÐ  
23
­ÚÐ-ÐÐ  
24
­ÚÐ- ÐÐ  
25
­ÚÐ-!ÐÐ  
26
­ÚÐ-"ÐÐ  
27
­ÚÐ-#Ð$-%